Automated Property Verification for Large Scale B Models

نویسندگان

  • Michael Leuschel
  • Jérôme Falampin
  • Fabian Fritz
  • Daniel Plagge
چکیده

In this paper we describe the successful application of the ProB validation tool on an industrial case study. The case study centres on the San Juan metro system installed by Siemens. The control software was developed and formally proven with B. However, the development contains certain assumptions about the actual rail network topology which have to be validated separately in order to ensure safe operation. For this task, Siemens has developed custom proof rules for AtelierB. AtelierB, however, was unable to deal with about 80 properties of the deployment (running out of memory). These properties thus had to be validated by hand at great expense (and they need to be revalidated whenever the rail network infrastructure changes). In this paper we show how we were able to use ProB to validate all of the about 300 properties of the San Juan deployment, detecting exactly the same faults automatically in around 17 minutes that were manually uncovered in about one man-month. This achievement required the extension of the ProB kernel for large sets as well as an improved constraint propagation phase. We also outline some of the effort and features that were required in moving from a tool capable of dealing with medium-sized examples towards a tool able to deal with actual industrial specifications. Notably, a new parser and type checker had to be developed. We also touch upon the issue of validating ProB, so that it can be integrated into the SIL4 development chain at Siemens.

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Using Theorem Proving with Algorithmic Techniques for Large-Scale System Verification∗

We propose to write a thesis on using theorem proving with algorithmic techniques for verification of large scale computer systems. Large-scale computer systems tend to have a non-terminating computation, and reasoning about such systems involves exhibiting some temporal property of the system. For large system models, automatic verification of non-trivial temporal properties is often infeasibl...

متن کامل

Reachability checking in complex and concurrent software systems using intelligent search methods

Software system verification is an efficient technique for ensuring the correctness of a software product, especially in safety-critical systems in which a small bug may have disastrous consequences. The goal of software verification is to ensure that the product fulfills the requirements. Studies show that the cost of finding and fixing errors in design time is less than finding and fixing the...

متن کامل

Formal Verification of Transportation Cyber Physical Systems

ion is the process of simplifying a simulation model to a more abstract (for example, reduced order) model for use in verification and other analysis. Performing automated model abstraction of large high-dimensional hybrid systems, and characterizing and quantifying the approximation and/or the abstraction function used to create the simpler model are challenging technical tasks. The abstract f...

متن کامل

Automated Property Verification in Uml Models

This paper describes the design and implementation of a framework for automated property verification in UML models. The framework consists of a property manager interface, which allows the user browsing and selecting properties to be checked in the model, a set of verifiers, and a hierarchy of properties, each of which knows how to check a number of features or constraints in the model. The fr...

متن کامل

Replication and Abstraction: par par Symmetry in Automated Formal Verification

This article surveys fundamental and applied aspects of symmetry in system models, and of symmetry reduction methods used to counter state explosion in model checking, an automated formal verification technique. While covering the research field broadly, we particularly emphasize recent progress in applying the technique to realistic systems, including tools that promise to elevate the scope of...

متن کامل

Specman Based Verification Methodology for Embedded Memories

Embedded memories have become integral part of any system on chip (SOC) occupying about 60% of the chip area in most cases. Memories which often are delivered as Intellectual Property (IP), if defective can affect the time-to-market of a chip because of the amount of time spent in debugging or even worse may result in a re-spin. Hence it is of utmost importance to ensure that the memory is bug ...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2009